

HIGH EFFICIENCY CODING/DECODING SYSTEM

Patent Number: JP6245201
Publication date: 1994-09-02
Inventor(s): SHIMODA KENJI
Applicant(s): TOSHIBA CORP
Requested Patent: ☐ JP6245201
Application Number: JP19930024562 19930212
Priority Number(s):
IPC Classification: H04N7/133; H03M7/40; H04N5/92; H04N7/137
EC Classification:
Equivalents:

Abstract

PURPOSE:To improve the transmission frequency of data, to facilitate the format conversion of data, and to attain decoding even when the data are reproduced discontinuously.

CONSTITUTION:A large block consists of four small blocks 50, a large block start code 110 and a large block header 52. Each of the small blocks 50 has a variable length data 57, small block header 103 and an intra-data length 56. The data are sent through a branch 1, an MB ESCAPE 102 are sent through a branch 2, an MBSTUFF 59 are sent through a branch 3, and an SKIP 101 are sent through a branch 4. Even when the data are discontinuously reproduced, the data are decoded by the branches.

Data supplied from the esp@cenet database - I2

【図20】VCRによって記録媒体上に作成された記録 10

Diagram illustrating the timing of equalizing pulses (L1, L2, L3) relative to the sync signal (SYNC). The pulses are labeled with the text "スプロック" (Sprocket) and numbers 1, 2, and 3 respectively.

[]
 アプロ71
 のインタデ-タ

[]
 アプロ73
 のインタデ-タ

[]
 アプロ74の
 インタデ-タ

50…小ブロック、52…大ブロックヘッダー、56…イントラデータ長、57…可変長データ、59…MB STUFF、101…SKIP、102…MB ESCAPE、103…小ブロックヘッダー、110…大ブロックスタートコード

1	2	3	4	Y
				Or
				Or

(a)


1	2
---	---

Figure 1 consists of two schematic diagrams, (a) and (b), illustrating the experimental apparatus. Diagram (a) is a top-down view of a rectangular container divided into a grid of cells. The top row is labeled 'Y' and contains four cells numbered 1, 2, 3, and 4. Below this row are two more rows, labeled 'α' and 'β', each containing four empty cells. Diagram (b) is a side view of the container, showing the vertical arrangement of the cells. The top row is labeled 'Y' and contains four cells numbered 1, 2, 3, and 4. Below this row are two more rows, labeled 'α' and 'β', each containing four empty cells. The bottom row is shaded with diagonal lines.





Figure 1 is a diagram illustrating the arrangement of four large blocks (大ブロック) in a grid. The blocks are arranged in two rows and two columns. The top row contains '大ブロック1' and '大ブロック2', and the bottom row contains '大ブロック3' and '大ブロック4'. The blocks are labeled with IDs and positions: '大ブロック1' is labeled 'ID' and '大ブロック1の画面位置' with a position 'l1'; '大ブロック2' is labeled 'ID' and '大ブロック2の画面位置' with a position 'l2'; '大ブロック3' is labeled 'ID' and '大ブロック3の画面位置' with a position 'l3'; and '大ブロック4' is labeled 'ID' and '大ブロック4の画面位置' with a position 'l4'. Arrows indicate the relative positions of the blocks: a horizontal arrow from '大ブロック1' to '大ブロック2' is labeled 'l2', a vertical arrow from '大ブロック1' to '大ブロック3' is labeled 'l3', and a horizontal arrow from '大ブロック3' to '大ブロック4' is labeled 'l4'. A bracket above the top row is labeled 'l1'.

A diagram of a staircase with horizontal arrows indicating flow direction. The staircase is shown in profile, with steps descending from left to right. Horizontal arrows are drawn above each step, pointing to the right, indicating the direction of flow or movement.


【図1】




【図4】




【図11】




【図17】




【図5】




【図6】




【図7】




【図8】




【図16】




【図18】



【図20】



【図19】



【図21】

